Normal view MARC view ISBD view

Design through Verilog HDL /

Padmanabhan, T. R.

Design through Verilog HDL / T. R. Padmanabhan and B. Bala Tripura Sundari - New Delhi : Wiley, c2004. - xii, 455p. ; 24 cm.

ISBN: 9788126519316

Subjects--Topical Terms:
Electrical and Electronics Engineering
VHDL

Dewey Class. No.: 621.392 / PAD/T

Print
Send to device
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)